

WHAT IS CLAIMED IS:

1 1. A testing apparatus for an integrated circuit
2 comprising:

3 a pattern generator built in said integrated
4 circuit to generate test patterns;

5 a plurality of shift registers configured with
6 sequential circuit elements inside said integrated
7 circuit; and

8 a pattern modifier for modifying said test
9 patterns generated by said pattern generator according
10 to an external input, and inputting said modified test
11 patterns to said shift registers.

1 2. A testing apparatus for an integrated circuit
2 comprising:

3 a plurality of shift registers, to which test
4 patterns are inputted, configured with sequential
5 circuit elements inside said integrated circuit;

6 a mask for masking an indeterminate value in
7 outputs from said shift registers; and

8 an output verifier for verifying output
9 results masked by said mask.

1 3. A testing apparatus for an integrated circuit
2 comprising:

3 a pattern generator built in said integrated

4 circuit to generate test patterns;
5 a plurality of shift registers configured with
6 sequential circuit elements inside said integrated
7 circuit;
8 a pattern modifier for modifying said test
9 patterns generated by said pattern generator according
10 to an external input, and inputting said modified test
11 patterns to said shift registers;
12 a mask for masking an indeterminate value in
13 outputs from said shift registers; and
14 an output verifier for verifying output
15 results masked by said mask.

1 4. The testing apparatus according to claim 2, wherein
2 said output verifier includes a compressing means for
3 compressing said masked output results.

1 5. The testing apparatus according to claim 3, wherein
2 said output verifier includes a compressing means for
3 compressing said masked output results.

1 6. A testing method for an integrated circuit
2 comprising the steps of:

3 generating test patterns by a pattern
4 generator built in said integrated circuit;

5 modifying said generated test patterns
6 according to an external input; and

7 inputting said modified test patterns to a
8 plurality of shift registers configured with
9 sequential circuit elements inside said integrated
10 circuit.

1 7. The testing apparatus according to claim 1 further
2 comprising an automatic test pattern generating unit
3 for generating ATPG patterns and giving said ATPG
4 patterns as said external input to said pattern
5 modifier;

6 wherein said pattern generator generates
7 pseudo random patterns as said test patterns; and
8 said pattern modifier modifies said pseudo
9 random patterns on the basis of said ATPG patterns given
10 from said automatic test pattern generating unit.

1 8. The testing apparatus according to claim 3 further
2 comprising an automatic test pattern generating unit
3 for generating ATPG patterns and giving said ATPG
4 patterns as said external input to said pattern
5 modifier;

6 wherein said pattern generator generates
7 pseudo random patterns as said test patterns; and
8 said pattern modifier modifies said pseudo
9 random patterns on the basis of said ATPG patterns given
10 from said automatic test pattern generating unit.

1 9. The testing apparatus according to claim 7, wherein
2 said pattern modifier selects a suitable combination
3 of one pseudo random pattern and one ATPG pattern from
4 said pseudo random patterns generated by said pattern
5 generator and said ATPG patterns as said external input,
6 and modifies said selected pseudo random pattern on
7 the basis of said selected ATPG pattern.

1 10. The testing apparatus according to claim 8,
2 wherein said pattern modifier selects a suitable
3 combination of one pseudo random pattern and one ATPG
4 pattern from said pseudo random patterns generated by
5 said pattern generator and said ATPG patterns as said
6 external input, and modifies said selected pseudo
7 random pattern on the basis of said selected ATPG
8 pattern.

1 11. The testing apparatus according to claim 7,
2 wherein said automatic test pattern generating unit
3 refers to each of said pseudo random patterns generated
4 by said pattern generator, selects a suitable target
5 fault according to each of said pseudo random patterns,
6 and generates an ATPG pattern, with which said target
7 fault can be detected, as a reference for modifying
8 each of said pseudo random patterns.

1 12. The testing apparatus according to claim 8,

2 wherein said automatic test pattern generating unit
3 refers to each of said pseudo random patterns generated
4 by said pattern generator, selects a suitable target
5 fault according to each of said pseudo random patterns,
6 and generates an ATPG pattern, with which said target
7 fault can be detected, as a reference for modifying
8 each of said pseudo random patterns.

1 13. The testing apparatus according to claim 7 further
2 comprising a characteristic information determining
3 unit for comparing said pseudo random patterns
4 generated by said pattern generator with said ATPG
5 patterns as said external input to determine
6 characteristic information on said pattern generator
7 with which said pattern generator can generate pseudo
8 random patterns analogous to said ATPG patterns;
9 wherein said pattern generator generates said
10 pseudo random patterns on the basis of said
11 characteristic information determined by said
12 characteristic information determining unit.

1 14. The testing apparatus according to claim 8 further
2 comprising a characteristic information determining
3 unit for comparing said pseudo random patterns
4 generated by said pattern generator with said ATPG
5 patterns as said external input to determine
6 characteristic information on said pattern generator

7 with which said pattern generator can generate pseudo
8 random patterns analogous to said ATPG patterns;
9 wherein said pattern generator generates said
10 pseudo random patterns on the basis of said
11 characteristic information determined by said
12 characteristic information determining unit.

1 15. The testing apparatus according to claim 13,
2 wherein said characteristic information is a seed value
3 to be set to said pattern generator.

1 16. The testing apparatus according to claim 14,
2 wherein said characteristic information is a seed value
3 to be set to said pattern generator.

1 17. The testing apparatus according to claim 13,
2 wherein said pattern generator is configured as a
3 linear feedback shift register, and said
4 characteristic information is a feedback position in
5 said linear feedback shift register.

1 18. The testing apparatus according to claim 14,
2 wherein said pattern generator is configured as a
3 linear feedback shift register, and said
4 characteristic information is a feedback position in
5 said linear feedback shift register.

1 19. The testing apparatus according to claim 7 further
2 comprising an execution limitation condition setting
3 unit for setting, when said automatic test pattern
4 generating unit executes a compressing process on said
5 ATPG pattern, an execution limitation condition for
6 limiting the execution of said compressing process;
7 wherein said automatic test pattern generating
8 unit terminates said compressing process on said ATPG
9 pattern when said execution limitation condition set
10 by said execution limitation condition setting unit
11 is satisfied.

1 20. The testing apparatus according to claim 8 further
2 comprising an execution limitation condition setting
3 unit for setting, when said automatic test pattern
4 generating unit executes a compressing process on said
5 ATPG pattern, an execution limitation condition for
6 limiting the execution of said compressing process;
7 wherein said automatic test pattern generating
8 unit terminates said compressing process on said ATPG
9 pattern when said execution limitation condition set
10 by said execution limitation condition setting unit
11 is satisfied.

1 21. The testing apparatus according to claim 19,
2 wherein said execution limitation condition setting
3 unit sets, as said execution limitation condition, an

4 upper limit value of the number of faults to be detected
5 with one ATPG pattern, and said automatic test pattern
6 generating unit terminates said compressing process
7 on said ATPG pattern when the number of detection target
8 faults, that are compressed in said ATPG pattern by
9 said compressing process, reaches said upper limit
10 value.

1 22. The testing apparatus according to claim 20,
2 wherein said execution limitation condition setting
3 unit sets, as said execution limitation condition, an
4 upper limit value of the number of faults to be detected
5 with one ATPG pattern, and said automatic test pattern
6 generating unit terminates said compressing process
7 on said ATPG pattern when the number of detection target
8 faults, that are compressed in said ATPG pattern by
9 said compressing process, reaches said upper limit
10 value.

1 23. The testing apparatus according to claim 21,
2 wherein said execution limitation condition setting
3 unit increases said upper limit value as generation
4 of said ATPG pattern progresses.

1 24. The testing apparatus according to claim 22,
2 wherein said execution limitation condition setting
3 unit increases said upper limit value as generation

4 of said ATPG pattern progresses.

1 25. The testing apparatus according to claim 19,
2 wherein said execution limitation condition setting
3 unit sets, as said execution limitation condition, an
4 upper value of a quantity of pattern modification by
5 said pattern modifier in the case where said pattern
6 modifier modifies one of said pseudo random patterns
7 on the basis of one ATPG pattern, and said automatic
8 test pattern generating unit terminates said
9 compressing process on said ATPG pattern when a
10 quantity of pattern modification, performed by said
11 pattern modifier in the case where said pattern
12 modifier modifies said pseudo random pattern on the
13 basis of one ATPG pattern in which detection target
14 faults are compressed by said compressing process,
15 reaches said upper limit value.

1 26. The testing apparatus according to claim 20,
2 wherein said execution limitation condition setting
3 unit sets, as said execution limitation condition, an
4 upper value of a quantity of pattern modification by
5 said pattern modifier in the case where said pattern
6 modifier modifies one of said pseudo random patterns
7 on the basis of one ATPG pattern, and said automatic
8 test pattern generating unit terminates said
9 compressing process on said ATPG pattern when a

10 quantity of pattern modification, performed by said
11 pattern modifier in the case where said pattern
12 modifier modifies said pseudo random pattern on the
13 basis of one ATPG pattern in which detection target
14 faults are compressed by said compressing process,
15 reaches said upper limit value.

1 27. The testing apparatus according to claim 25,
2 wherein said execution limitation condition setting
3 unit increases said upper limit value as generation
4 of said ATPG pattern progresses.

1 28. The testing apparatus according to claim 26,
2 wherein said execution limitation condition setting
3 unit increases said upper limit value as generation
4 of said ATPG pattern progresses.

1 29. An integrated circuit including sequential
2 circuit elements having:
3 a plurality of shift registers configured with
4 said sequential circuit elements;
5 a pattern generator built in said integrated
6 circuit to generate test patterns; and
7 a pattern modifier built in said integrated
8 circuit to modify said test patterns generated by said
9 pattern generator according to an external input, and
10 inputting said modified test patterns to said shift

11 registers.

1 30. An integrated circuit including sequential
2 circuit elements having:

3 a plurality of shift registers, to which test
4 patterns are inputted, configured with said sequential
5 circuit elements;

6 a mask built in said integrated circuit to mask
7 an indeterminate value in outputs from said shift
8 registers; and

9 an output verifier built in said integrated
10 circuit to verify output results masked by said mask.

1 31. An integrated circuit including sequential
2 circuit elements having:

3 a plurality of shift registers configured with
4 said sequential circuit elements;

5 a pattern generator built in said integrated
6 circuit to generate test patterns;

7 a pattern modifier built in said integrated
8 circuit to modify said test patterns generated by said
9 pattern generator according to an external input, and
10 inputting said modified test pattern to said shift
11 registers;

12 a mask built in said integrated circuit to mask
13 an indeterminate value in outputs from said shift
14 registers; and

15 an output verifier built in said integrated
16 circuit to verify output results masked by said mask.

1 32. The integrated circuit according to claim 29,
2 wherein said pattern generator generates pseudo random
3 patterns as said test patterns, and said pattern
4 modifier modifies said pseudo random patterns on the
5 basis of ATPG patterns generated by an automatic test
6 pattern generator and given as said external input.

1 33. The integrated circuit according to claim 31,
2 wherein said pattern generator generates pseudo random
3 patterns as said test patterns, and said pattern
4 modifier modifies said pseudo random patterns on the
5 basis of ATPG patterns generated by an automatic test
6 pattern generator and given as said external input.